Retour à Texas Instruments

Texas Instruments ADC32RF82 Telecom Receiver & Feedback ICs

Texas Instruments ADC32RF82 Dual-Channel, 14-Bit, 2.45GSPS, RF-Sampling Telecom Receiver and Feedback ICs offer input frequencies up to 4GHz and beyond. The ADC32RF82 delivers a noise spectral density of –154.1dBFS/Hz as well as dynamic range and channel isolation over a large input frequency range. This makes the device ideal for high signal-to-noise ratio (SNR). On-chip termination provides a uniform input impedance across a wide frequency range minimizing sample-and-hold glitch energy via the buffered analog input.

A dual-band, digital down-converter (DDC) connects each channel with up to three independent, 16-bit numerically-controlled oscillators (NCOs) per DDC for phase-coherent frequency hopping. Supporting external automatic gain control (AGC) algorithms, the ADC is equipped with front-end peak and RMS power detectors and alarm functions. The JESD204B serial interface with subclass 1-based deterministic latency is supported using data rates up to 12.5Gbps with up to four lanes per ADC. An industrial temperature range of (–40°C to +85°C) is supported and the device is available in a 72-pin VQFN package (10mm × 10mm) package.

Features

  • RF Input supports up to 4.0GHz
  • 90fS Aperture jitter
  • Channel isolation at 95dB at fIN = 1.8GHz
  • Spectral performance (fIN = 900MHz, –2dBFS):
    • SNR: 61.2dBFS
    • SFDR: 67dBc HD2,HD3
    • SFDR: 81dBc Worst spur
  • Spectral performance (fIN = 1.85GHz, –2dBFS):
    • SNR: 58.7dBFS
    • SFDR: 71dBc HD2, HD3
    • SFDR: 76dBc Worst spur
  • On-chip digital down-converters:
    • Up to 4 DDCs (Dual-band mode)
    • Up to 3 Independent NCOs per DDC
  • On-chip input clamp for overvoltage protection
  • 14-Bit, dual-channel, 2457.6MSPS ADC
  • –154.1dBFS/Hz Noise floor
  • Programmable on-chip power detectors with alarm pins for AGC support
  • On-chip dither
  • On-chip input termination
  • 1.35VPP Input full-scale
  • Support for multi-chip synchronization
  • JESD204B Interface:
    • Subclass 1-based deterministic latency
    • 4 Lanes per channel at 12.5Gbps
  • 3.0W/Ch at 2457.6MSPS Power dissipation
  • 72-Pin VQFN Package (10mm × 10mm)

Applications

  • Multi-carrier GSM cellular infrastructure base stations
  • Telecommunications receivers
  • DPD Observation receivers
  • Backhaul receivers
  • RF Repeaters and distributed antenna systems

Block Diagram

Block Diagram - Texas Instruments ADC32RF82 Telecom Receiver & Feedback ICs
Publié le: 2018-07-18 | Mis à jour le: 2023-01-03